

# DRIVING CIRCUIT FOR DRIVING CAPACITIVE ELEMENT WITH REDUCED POWER LOSS IN OUTPUT STAGE

## BACKGROUND OF THE INVENTION

### 5 1. Field of the Invention

The present invention relates to a driving circuit for driving a liquid crystal display unit, and in particular, to a driving circuit for driving a capacitive element.

### 2. Description of the Related Art

10 There have been demands for low-power driving circuits in portable thin film transistor liquid crystal displays (hereinafter referred to as TFT-LCD). As disclosed in Japanese Unexamined Patent Application Publication Nos. 9-18253 and 9-64662, an operational amplifier is mainly used  
15 for an output stage of the driving circuit in a source driver of the TFT-LCD.

Referring to Fig. 10, the TFT-LCD includes scanning lines 51, data lines 52, thin film transistors 53, pixel electrodes 54, and counter electrodes (not shown in the  
20 figure). A liquid crystal layer is disposed between the pixel electrodes 54 and the counter electrodes. In the TFT-LCD, each of the scanning lines 51 is selected by a gate driver 56 in order, and a source driver 57 sends an analog signal to each of the data lines 52.

25 In response to a timing controller 55, the source driver 57 distributes a digital signal, which is multiplexed by a shift register-data latch 58, to each channel. In the source driver 57, the signal is subjected to digital-to-analog

conversion by an R-String 59 and a D/A converter 60, and is sent to each of the data lines 52 through a buffer 61. The buffer 61 is required for rapidly driving each of the data lines 52, which has a capacitive load.

5        In view of the image quality, accurate electric potentials must be applied to the liquid crystal display unit. Referring to Fig. 9, an operational amplifier, which uses a differential amplifier, is used for a circuit of the output stage, i.e., current amplification stage (for example, see  
10 Japanese Unexamined Patent Application Publication No. 2000-338461).

      In the circuit including the operational amplifier, a bias current needs to flow to the differential stage and the buffer stage. In particular, a constant-current I needs to  
15 flow to the buffer stage. Unfortunately, the circuit is class A or class AB in operation and has low power efficiency. The electrical power applied to the output stage must be several times the electrical power for actually driving the loads.

20        In fact, about 20% to 40% of the electrical power applied to the source driver is supplied to the output loads, that is, most of the electric power is lost in the output stage.

## 25 SUMMARY OF THE INVENTION

      In view of the above problems, it is an object of the present invention to provide a driving circuit for driving a capacitive element with reduced power loss in the output

stage of a source driver in a liquid crystal display unit, thereby achieving low electrical power consumption in the source driver and thus in the entire liquid crystal display unit.

5        In order to solve the above problem, according to an aspect of the present invention, a driving circuit for driving a capacitive element according to an input voltage includes a first constant-current source for supplying a current from a first power supply to the capacitive element;  
10    a second constant-current source for supplying the current from the capacitive element to a second power supply; a first comparative device for comparing the input voltage with an output voltage to be supplied to the capacitive element; a second comparative device for comparing the input voltage  
15    with a predetermined reference voltage; and a control device for charging or discharging the capacitive element through the first power supply or the second power supply based on the result of the comparison of the second comparative device, charging or discharging the capacitive element through the  
20    first constant-current source or the second constant-current source based on the result of the comparison of the first comparative device, and holding a charging voltage of the capacitive element when the charging voltage of the capacitive element reaches the input voltage.

25        The driving circuit for driving a capacitive element preferably includes a first switching device for opening and closing a path between the first constant-current source and the capacitive element; a second switching device for opening

and closing a path between the second constant-current source and the capacitive element; a third switching device for opening and closing a path between the capacitive element and the first power supply; and a fourth switching device for opening and closing a path between the capacitive element and the second power supply; wherein the control device controls the opening and closing of the third switching device and the fourth switching device based on the result of the comparison of the second comparative device to charge or discharge the capacitive element through the first power supply or the second power supply, controls the opening and closing of the first switching device and the second switching device based on the result of the comparison of the first comparative device to charge or discharge the voltage of the capacitive element through the first constant-current source or the second constant-current source, and holds the charging voltage of the capacitive element when the charging voltage of the capacitive element reaches the input voltage.

The first comparative device is preferably composed of a switched comparator including an inverter and a capacitor which holds a differential voltage between the input voltage and a logical threshold voltage of the inverter.

The second comparative device preferably includes an inverter for inverting the input voltage and analog switches for supplying and not supplying the inverter with an input signal.

The reference voltage is preferably a midpoint potential between the first power supply and the second power supply.

The first comparative device is preferably composed of a switched comparator including a variable logical threshold inverter.

According to the present invention, the control device  
5 charges or discharges the capacitive element through the first power supply or the second power supply based on the result of the comparison of the second comparative device, and charges or discharges the capacitive element through the first constant-current source or the second constant-current  
10 source based on the result of the comparison of the first comparative device, and holds the voltage of the capacitive element when the charging voltage of the capacitive element reaches the input voltage. Accordingly, the power loss in the output stage of a source driver in a liquid crystal  
15 display unit can be reduced, thereby achieving low electrical power consumption in the source driver and thus in the entire liquid crystal display unit.

#### BRIEF DESCRIPTION OF THE DRAWINGS

20 Fig. 1 is a block diagram of an output stage circuit (i.e., buffer) of a source driver according to a first embodiment of the present invention;

Fig. 2 is a circuit diagram of the output stage circuit of the source driver according to the first embodiment of the  
25 present invention;

Figs. 3A and 3B are circuit diagrams for illustrating the operation of a switched comparator circuit which is a component of a first comparator circuit 10;

Fig. 4 is a timing chart for illustrating the operation of the output stage circuit of the source driver according to the first embodiment of the present invention;

Fig. 5 is a conceptual diagram illustrating voltage waveforms at each part in the driving circuit according to the first embodiment of the present invention;

Fig. 6 is a conceptual diagram illustrating voltage waveforms at each part in the driving circuit according to the first embodiment of the present invention;

Fig. 7A is a circuit diagram of a typical inverter;

Fig. 7B is a circuit diagram of an inverter which is a component of a switched comparator;

Fig. 8A illustrates input and output voltage waveforms in the operation when using a typical inverter;

Fig. 8B illustrates input and output voltage waveforms in the operation when using a variable threshold inverter;

Fig. 9 is an equivalent circuit diagram of a buffer circuit (i.e., output stage circuit) in a known liquid crystal display unit; and

Fig. 10 is a block diagram illustrating a driving circuit in a typical liquid crystal display unit.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will now be described with reference to the drawings.

##### First embodiment

Fig. 1 is a block diagram of an output stage circuit

(i.e., buffer) of a source driver according to a first embodiment of the present invention. Referring to Fig. 1, a first comparator circuit 10 compares an input voltage, i.e.,  $V_{in}$ , which is an output from a D/A converter 60 (see Fig. 10), with an output voltage, i.e.,  $V_{out}$ . A second comparator circuit 11 determines whether the input voltage  $V_{in}$  is higher or lower than the midpoint of the output voltage  $V_{out}$ . A switch control circuit 12 controls switching of switches  $SW_a$ ,  $SW_b$ ,  $SW_c$ , and  $SW_d$ , in accordance with the determination output of the first comparator circuit 10, the determination output of the second comparator circuit 11, a write signal  $WR$ , and an output initialization signal  $INIT$ . The switches  $SW_a$  and  $SW_b$  establish connection/disconnection to the outputs of a first constant-current source 13 and a second constant-current source 14 in accordance with the control of the switch control circuit 12. The switches  $SW_c$  and  $SW_d$  establish connection/disconnection to the outputs of a first power supply  $V_1$  and a second power supply  $V_2$  in accordance with the control of the switch control circuit 12. A symbol  $CL$  indicates a load capacitor having the capacitance per source wiring line. A symbol  $V_{COM}$  indicates the electrical potential of a counter electrode in a liquid crystal panel.

Fig. 2 is a circuit diagram of the output stage circuit of the source driver according to the first embodiment of the present invention. Some parts corresponding to Fig. 1 have the same reference numerals and symbols, and are not described. A voltage, i.e.,  $V_{IN}$ , from the D/A converter 60 (see Fig. 10) is input to the first comparator circuit 10 and

the second comparator circuit 11. An input determination signal LATCH is also input to the second comparator circuit 11. The output of the second comparator circuit 11, the output initialization signal INIT, and the write signal WR  
5 are input to the switch control circuit 12.

Switches SW3, SW4, SW5, SW6, SW7, SW8, SW9, and SW10 open and close in accordance with the signals from the switch control circuit 12. Transistors Q1 and Q2 are operated as the constant-current sources and bias voltages V<sub>BN</sub> and V<sub>BP</sub>  
10 are applied to their gate terminals. Switching of transistors Q3 and Q4 is controlled by gate circuits G1 and G2 in accordance with the outputs of the first comparator circuit 10 and the second comparator circuit 11.

The operation of the circuit according to the first  
15 embodiment will now be described. Figs. 3A and 3B are circuit diagrams for illustrating the operation of a switched comparator circuit which is a component of the first comparator circuit 10. Fig. 4 is a timing chart for illustrating the operation of the output stage circuit of the  
20 source driver according to the first embodiment of the present invention. Figs. 5 and 6 are conceptual diagrams illustrating voltage waveforms at each part in the driving circuit according to the first embodiment of the present invention. The operation of the driving circuit depends on  
25 the input voltage V<sub>IN</sub>, specifically, whether the input voltage V<sub>IN</sub> is less than a logical threshold voltage V<sub>th12</sub> of an inverter used in the second comparator circuit 11 or greater than or equal to the logical threshold voltage V<sub>th12</sub>



of an inverter used in the second comparator circuit 11. Fig. 5 illustrates the operation in the case where the voltage  $V_{IN}$  is less than the voltage  $V_{th12}$ , and Fig. 6 illustrates the operation in the case where the voltage  $V_{IN}$  is greater than or equal to the voltage  $V_{th12}$ .

The operation in the case where the voltage  $V_{IN}$  is less than the voltage  $V_{th12}$  is described with reference to Figs. 2, 3A, 3B, 4, 5, and 10. An output sequence is divided into an initialization period, a writing period, and a retention period. In a source driver 57, digital data corresponding to one scanning line is input, data to be output is determined, the data is subjected to digital-to-analog conversion by the D/A converter 60, and an analog voltage to be written to the corresponding pixel is input as the voltage  $V_{IN}$ . The voltage  $V_{IN}$  is stabilized, and then the input determination signal LATCH becomes active in the second comparator circuit 11, the switch SW1 is closed, the switch SW2 is opened, and then the voltage  $V_{IN}$  is input in the second comparator circuit 11 (see time  $t_0$  in Fig. 4). The input is performed at the end of the retention period and just before the initialization period.

When the input voltage  $V_{IN}$  is less than the logical threshold voltage  $V_{th12}$  of the inverter 21 in the second comparator circuit 11, the output of the second comparator circuit 11 is low, i.e., L. On the other hand, when the input voltage  $V_{IN}$  is greater than or equal to the  $V_{th12}$ , the output of the second comparator circuit 11 is high, i.e., H. First, a case where the voltage  $V_{IN}$  is less than the voltage

Vth12 will now be described. In this case, the output of the second comparator circuit 11 is L. If the voltage V\_IN is close to a voltage which is less than the voltage Vth12, a relatively large amount of through current flows in the first stage inverter in the second comparator circuit 11. In this case, wasteful electrical power is consumed. In order to avoid wasteful electrical power consumption, a plurality of inverters is connected such that the inverter 21 has an even number of stages, thereby securing sufficient gain, and feedback to the input is performed by using the switch SW2. As described above, the switch SW1 is closed only while the input determination signal LATCH is active, thereby quickly inputting the input voltage V\_IN. Then the switch SW1 is opened and the switch SW2 is closed, thereby suppressing the power consumption. After that, this state is maintained until the subsequent sequence is performed.

Then the initialization signal INIT becomes active, thereby closing the switches SW4, SW5, SW8, and SW10 (see time t1 in Fig. 4). Other switches except the switch SW2 are opened. Referring to Fig. 2, since the output of the second comparator circuit 11 is L, the transistor Q3 is in the off state. Since the switch SW8 is closed, the electrical potential at a point N3 has a voltage of the second power supply, i.e., VSS, and the transistor Q4 is in the off state. The switch SW10 is closed; therefore, a point V\_OUT has the voltage VSS.

The operation of the first comparator circuit 10 is as follows: when the switches SW4 and SW5 are closed, a point N1

has a logical threshold voltage  $V_{th11}$  of the inverter in the first comparator circuit 10. Accordingly, referring to Fig. 3A, a capacitor CC has a voltage  $V_{cap}$ , which is the difference between the logical threshold voltage  $V_{th11}$  of the inverter used in the first comparator circuit 10 and the input voltage  $V_{IN}$  (i.e.,  $V_{cap} = V_{th11} - V_{IN}$ ).

Then the initialization signal INIT becomes inactive, thereby opening the switches SW4, SW5, SW8, and SW10, and closing the switch SW3 (see time  $t_2$  in Fig. 4). Since the switch SW4 is opened and the switch SW3 is closed, the input point in the first comparator circuit 10 has the voltage  $V_{OUT}$ . As described above, the point  $V_{OUT}$  has the voltage VSS according to the initialization. Since the capacitor CC holds the voltage  $V_{cap}$  described above, referring to Fig. 3B, the voltage  $V_{N1}$  is represented by adding  $V_{OUT}$  to  $V_{cap}$  (i.e.,  $V_{N1} = V_{OUT} + V_{cap}$ ). In this case, an output CP\_OUT is high, i.e., H.

Then the write signal WR becomes active and the switch SW6 is closed (see time  $t_3$  in Fig. 4). In this case, the point N3 has a voltage of the first power supply, i.e., VDD. Accordingly, the transistor Q4 (i.e., the constant-current source) enters the on state and is connected to the point  $V_{OUT}$ , thereby supplying the load capacitor CL with electrical charge. During this period, the switch SW3 is closed; therefore, the point  $V_{OUT}$  has the voltage  $V_2$ , i.e.,  $V_{OUT} = V_{N2}$ . Referring to Fig. 5, electric charge is supplied by the transistor Q4 (the constant-current source), accordingly, the voltage  $V_{OUT}$  increases with a constant

gradient from the initial voltage VSS. As in the voltage at the point V\_N2, the voltage at the point V\_N1 is also increases while maintaining the voltage difference Vcap.

The transistor Q2 (i.e., the constant-current source) supplies the load capacitor CL with electric charge, thereby increasing the voltage V\_OUT. When the voltage V\_OUT, which is equal to the voltage V\_N2, becomes equal to the voltage V\_IN, the point V\_N1 has the logical threshold voltage Vth11 in the second comparator circuit 11. Then the output of the second comparator circuit 11 turns from high, i.e., H to low, i.e., L.

When the output of the second comparator circuit 11 turns to low, i.e., L, the transistor Q4 enters the off state. Accordingly, the path between the transistor Q2 (the constant-current source) and the point V\_OUT is interrupted. When the point V\_OUT has the voltage V\_IN, the writing is finished and the retention period begins (see time t4 in Fig. 4). During the retention period, the point V\_OUT maintains the voltage V\_IN until the initialization of the subsequent writing sequence is performed. In fact, the writing in the pixels of the LCD panel can be performed during the writing period and the retention period by turning the TFTs of the pixels on. The amount of current from the constant-current source depends on the load capacitance of the capacitor CL, and is set so as to have a value having some margins in view of, for example, the differences between devices and temperature changes.

When the retention period is completed (see time t5 in

Fig. 4), the sequence to write the subsequent scanning line is repeated. Fig. 6 illustrates the relationship between the electrical potentials in the case where the voltage  $V_{IN}$  is greater than or equal to the voltage  $V_{th12}$ . When the  
5 initialization signal INIT becomes active, the switches SW4, SW5, SW7, and SW9 are closed in accordance with the control of the switch control circuit 12. In this case, the point  $V_{OUT}$  has the voltage VDD according to the initialization.

According to the first embodiment, use of the circuit  
10 mainly operated by the switches SW can suppress the bias current and the through current as much as possible. In driving a TFT panel corresponding to a quarter video graphic array (QVGA), the electric power consumption in the output stage is about 18 mW, i.e., the electric power consumption  
15 can be reduced by 40% compared with a known art.

#### Second embodiment

A second embodiment of the present invention will now be described. According to the first embodiment, a switched  
20 comparator is used in the first comparator circuit 10 and it is important that the through current be reduced as much as possible. In that case, the delay time of the switched comparator, due to the decreasing of the through current, may be a problem.

25 Fig. 8A illustrates input and output voltage waveforms in the operation when using a typical inverter. The input voltage is 1 V. In this case, the timing to interrupt the path between the constant-current source and the load

capacitor CL is delayed because of the delay of the switched comparator operation. As a result, the output voltage exceeds the input voltage, thereby generating an offset voltage. In order to compensate for this delay, a switched  
5 comparator according the second embodiment includes an inverter illustrated in Fig. 7B. Fig. 7B is a circuit diagram illustrating the inverter according the second embodiment. Fig. 7A is a circuit diagram illustrating the typical inverter. Referring to Fig. 7B, an n-channel  
10 transistor Q13 and a p-channel transistor Q14 correspond to the transistors in the inverter illustrated in Fig. 7A. A transistor Q11 and a transistor Q12 are connected to the transistor Q13 and the transistor Q14 in series, thereby allowing the logical threshold of the inverter to be variable.

15 The operation of the inverter in Fig. 7B will now be described. When the voltage V\_IN is less than the voltage Vth12, the switches SW11 and SW14 are closed during the initialization period. If the transistor Q11, which is disposed at the side of the n-channel transistor, and the  
20 transistor Q13 have the same gate width W, both of the transistors can be substantially assumed to be a single transistor having a ratio  $W/L'$ : wherein L' represents the sum of the gate lengths of the transistor Q11 and the transistor Q13. With regard to the side of the p-channel transistor,  
25 the transistor Q12 is in the on state; therefore, the transistors can be assumed to be a single transistor Q14.

During the writing period, the switches SW12 and SW13 are closed. Accordingly, the gate length L of the

transistors disposed at the p-channel side is substantially larger than that at initialization and the gate length  $L$  of the transistors disposed at the n-channel side is substantially smaller than that at initialization. The

5 logical threshold of the inverter depends on the ratio  $W/L$  of the n-channel transistor and the ratio  $W/L$  of the p-channel transistor. Upon assuming the circuit illustrated in Fig. 7B to be a single inverter, the logical threshold in the writing period  $V_{th1}'$  can be smaller than the logical threshold in the

10 initialization period  $V_{th1}$ . Accordingly, the output voltage changes like a ramp function, thereby enabling the switched comparator to invert earlier. Fig. 8B illustrates input and output voltage waveforms in the operation when using the variable threshold inverter described above. This structure

15 allows the delay in the switched comparator to be compensated for.

According to the first and the second embodiments described above, a driving circuit wherein a bias current and a through current do not flow can be produced, thereby

20 achieving a low-power device. The first comparator circuit 10 is composed of a switched comparator including an inverter, and a capacitor which holds a difference voltage between the input voltage and the logical threshold voltage of the inverter, thereby achieving a low power and a small scale

25 driving circuit. The second comparator circuit 11 includes an inverter for inverting an input signal and analog switches for supplying/not supplying the inverter with the input signal, thereby achieving a low power and a small scale

driving circuit. Furthermore, in the second comparator circuit 11, the midpoint electrical potential between the voltage of a first power supply VDD and the voltage of the second power supply VSS is set as a reference voltage, and  
5 the reference voltage is compared with the input voltage. Accordingly, the power loss in the output initialization can be minimized. Furthermore, the first comparator circuit 10 is composed of the switched comparator including a variable logical threshold inverter, thereby decreasing the offset  
10 voltage of the input and the output.